Steinbeis Transferzentrum für Signalverarbeitungssysteme  -  STZ SVS         SVS-Homepage


 
 
Hoch

NEM II Module



FPGA Module for Altera NIOS II Softcore Development



FPGA module for developing Systems on programmable Chips with Altera NIOS II Softcore (SopC development).


NEM II Module

  • NIOS II 32 Bit system up to 100 MHz system clock
  • Cyclone EP2C8 with 40% free LEs (when adapted to Playground)
  • 32 MByte SDRAM (max. 128 MByte)
  • EPCS4 or EPCS16 for config and system software
  • JTAG-Interface
  • RTC with Backup
  • SD-Card connector
  • 62 IOs and 2 Clks on SMD Connector
  • Voltage regulator for FPGA-Core
  • Size: 80 x 58 mm

Playground

  • 10/100 MBit Ethernet
  • CF-Card
  • USB Device 12 MBaud
  • 2 UARTS
  • Keyboard-Interface (PS/2)
  • LCD connector for HD44780
  • LCD connector for T6963
  • Voltage regulators for 3.3 V, 5 V and LCD BIAS DC/DC
  • Size: 100 x 95 mm

Contact and more Information